


Modeling Computer Systems with Term Rewriting Systems

Krste Asanovic
Laboratory for Computer Science
Massachusetts Institute of Technology

<http://www.csg.lcs.mit.edu/6.823>

State-Centric Descriptions

Schematics




Hardware description languages

```
always @ (posedge Clk) begin
    if (a >= b) begin
        a <= a - b;
        b <= b;
    end else begin
        a <= b;
        b <= a;
    end
end
```

what does it describe?



State-centric Descriptions: *Cooperating Finite State Machines*



Operation-Centric Descriptions

Microprocessor Manual

ADD rd, rs, rt

```
GPR[rd] ← GPR[rs] + GPR[rt]  
PC ← PC + 4
```

TRS: A Novel “Language” to Describe Systems

System = **Structure + Behavior**

hierarchically organized state

state transition rules

Rule: **state₁** *if predicate* → **state₂**
 pattern on state *action on state*

- *Natural* for designers, especially to describe asynchronous behavior
 - *Compact* descriptions
 - Amenable to *verification*
 - Amenable to *synthesis*

GCD Example

Rules

Gcd(a, b) if $b \neq 0 \Rightarrow Gcd(b, \text{Rem}(a, b))$ (Rule₁)

$$\text{Gcd}(a, 0) \Rightarrow a \quad (\text{Rule}_2)$$

Rem(a, b) if $a < b \Rightarrow a$ (Rule₃)

Rem(a, b) if $a \geq b \Rightarrow \text{Rem}(a-b, b)$ *(Rule₄)*

Execution:

$R_3 \xrightarrow{=} \text{Gcd}(2,4)$	$\xrightarrow{R_1} \text{Gcd}(4, \text{Rem}(2,4))$
$R_4 \xrightarrow{=} \text{Gcd}(4,2)$	$\xrightarrow{R_1} \text{Gcd}(2, \text{Rem}(4,2))$
$R_4 \xrightarrow{=} \text{Gcd}(2, \text{Rem}(2,2))$	$\xrightarrow{R_4} \text{Gcd}(2, \text{Rem}(0,2))$
$R_3 \xrightarrow{=} \text{Gcd}(2,0)$	$\xrightarrow{R_2} 2$



AX: A Minimalist RISC Instruction Set

Krste Asanovic
April 17, 2001
6.823, L17-7

Instruction	\equiv	$r := \text{Loadc}(v)$	<i>Load constant</i>
	\parallel	$r := \text{Loadpc}$	<i>Load PC</i>
	\parallel	$r := \text{Op}(r_1, r_2)$	<i>Arithmetic-Logic</i>
	\parallel	$Jz(r_c, r_a)$	<i>Jump if $r_c = 0$</i>
	\parallel	$r := \text{Load}(r_a)$	<i>Load</i>
	\parallel	$\text{Store}(r_a, r_v)$	<i>Store</i>

'||' is a meta-linguistic symbol for identifying disjuncts

Programs are *reentrant* (not modifiable)



Abstract Data Types

Krste Asanovic
April 17, 2001
6.823, L17-8

- Arrays: if a is an array
 - $a[r]$ is the r 'th entry of a
 - $a[r:=v]$ sets the r 'th entry of a to v


Register Files, memories, etc. are represented using array data type

- FIFO's: if q is a FIFO
 - $\text{first}(q)$ is the oldest entry in q
 - $\text{enq}(x,q)$ enqueues a new entry x to q
 - $\text{deq}(q)$ dequeues the oldest entry of q
 - $\text{clear}(q)$ clears the contents of q

Pipeline buffers are represented using FIFO data type


Non-pipelined AX Processor

Krste Asanovic
April 17, 2001
6.823, L17-9



P_B : Non-Pipelined Processor Model

Krste Asanovic
April 17, 2001
6.823, L17-10



S	\equiv	Sys(P, DM)
P	\equiv	Proc(PC, RF, IM)
PC	\equiv	Register of VAL
RF	\equiv	Array[rf-size] of VAL
DM	\equiv	Array[dm-size] of VAL
IM	\equiv	Array[im-size] of Instruction
VAL	\equiv	Bits[val-size]

Sys(Proc(pc, rf, im), dm)

Program counter Register file Instruction memory Data memory

Programs are assumed to be non-modifiable



P_B : Non-pipelined Processor Rules

A simple rule can be given to describe the behavior of each instruction

Op rule

$\text{Proc}(\text{pc}, \text{rf}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = r := \text{Op}(r_1, r_2)$
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}[r := v], \text{im}) \quad \text{where } v = \underline{\text{Op}}(\text{rf}[r_1], \text{rf}[r_2])$

Jump rules

$\text{Proc}(\text{pc}, \text{rf}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = Jz(r_c, r_a) \& \text{rf}[r_c] = 0$
 $\rightarrow \text{Proc}(\text{rf}[r_a], \text{rf}, \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = Jz(r_c, r_a) \& \text{rf}[r_c] \neq 0$
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{im})$





P_B : Load and Store Rules

Load rule

$\text{Sys}(\text{Proc}(\text{pc}, \text{rf}, \text{im}), \text{dm}) \quad \text{if } \text{im}[\text{pc}] = r := \text{Load}(r_a)$
 $\rightarrow \text{Sys}(\text{Proc}(\text{pc}+1, \text{rf}[r := \text{dm}[a]], \text{im}), \text{dm})$
 $\quad \quad \quad \text{where } a = \text{rf}[r_a]$


Store rule

$\text{Sys}(\text{Proc}(\text{pc}, \text{rf}, \text{im}), \text{dm}) \quad \text{if } \text{im}[\text{pc}] = \text{Store}(r_a, r_v)$
 $\rightarrow \text{Sys}(\text{Proc}(\text{pc}+1, \text{rf}, \text{im}), \text{dm}[a := \text{rf}[r_v]])$
 $\quad \quad \quad \text{where } a = \text{rf}[r_a]$



Introducing a Pipeline Stage

Krste Asanovic
April 17, 2001
6.823, L17-15



All the state change implied by a rule conceptually happens atomically (i.e., in one cycle)

Thus to pipeline one may want to split any rule that reads and writes the register file into multiple rules

⇒ Introduce FIFO buffers (bs) to hold partially executed instructions

Sys(Proc(pc, rf, bs, im), dm)

Splitting a Rule for Pipelining

Krste Asanovic
April 17, 2001
6.823, L17-16

Op rule

$\text{Proc}(\text{pc}, \text{rf}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = \text{r} := \text{Op}(\text{r}_1, \text{r}_2)$
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}[\text{r}:=\text{v}], \text{im}) \quad \text{where } \text{v} = \underline{\text{Op}}(\text{rf}[\text{r}_1], \text{rf}[\text{r}_2])$

will take the following two steps:

$\text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = \text{r} := \text{Op}(\text{r}_1, \text{r}_2)$
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{bs}; \text{ltb}(\text{pc}, \text{r} := \text{Op}(\text{rf}[\text{r}_1], \text{rf}[\text{r}_2])), \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{ltb}(\text{pc}_1, \text{r} := \text{Op}(\text{v}_1, \text{v}_2)); \text{bs}, \text{im})$
 $\rightarrow \text{Proc}(\text{pc}, \text{rf}[\text{r}:=\text{v}], \text{bs}, \text{im})$
 $\quad \text{where } \text{v} = \underline{\text{Op}}(\text{v}_1, \text{v}_2)$

Not quite correct!

“;” represents ordered concatenation of elements



Op Rule for Two-Stage Pipeline

The Op-Fetch Rule:

$$\begin{aligned} \text{Proc}(pc, rf, bs, im) & \quad \text{if } im[pc] = r := \text{Op}(r_1, r_2) \\ & \quad \text{and } r_1 \notin \text{Dest}(bs) \text{ and } r_2 \notin \text{Dest}(bs) \\ \rightarrow \text{Proc}(pc+1, rf, bs; ltb(pc, r := \text{Op}(rf[r_1], rf[r_2])), im) \end{aligned}$$

The Op-Execute Rule:

$$\begin{aligned} \text{Proc}(pc, rf, ltb(pc_1, r := \text{Op}(v_1, v_2)); bs, im) \\ \rightarrow \text{Proc}(pc, rf[r := v], bs, im) \\ \text{where } v = \underline{\text{Op}}(v_1, v_2) \end{aligned}$$

Let

Dest(inst)	= destination register of instruction inst or instruction template
Dest(bs)	= the union of all destination registers of all instructions in buffer bs



Splitting the Jump Rules



Jump rules



$$\begin{aligned} \text{Proc}(pc, rf, im) & \quad \text{if } im[pc] = Jz(r_c, r_a) \& rf[r_c] = 0 \\ \rightarrow \text{Proc}(rf[r_a], rf, im) \\ \text{Proc}(pc, rf, im) & \quad \text{if } im[pc] = Jz(r_c, r_a) \& rf[r_c] \neq 0 \\ \rightarrow \text{Proc}(pc+1, rf, im) \end{aligned}$$

are replaced by the following rules:

$$\begin{aligned} \text{Proc}(pc, rf, bs, im) & \quad \text{if } im[pc] = Jz(r_c, r_a) \\ & \quad \text{and } r_c \notin \text{Dest}(bs) \text{ and } r_a \notin \text{Dest}(bs) \\ \rightarrow \text{Proc}(pc+1, rf, bs; ltb(pc, Jz(rf[r_c], rf[r_a])), im) \\ \text{Proc}(pc, rf, ltb(pc_1, Jz(v, npc)); bs, im) & \quad \text{if } v = 0 \\ \rightarrow \text{Proc}(npc, rf, \epsilon, im) \\ \text{Proc}(pc, rf, ltb(pc_1, Jz(v, npc)); bs, im) & \quad \text{if } v \neq 0 \\ \rightarrow \text{Proc}(pc, rf, bs, im) \end{aligned}$$

" ϵ " represents an empty FIFO





Hazard Detection

Krste Asanovic
April 17, 2001
6.823, L17-23

- *Op decode rule*

Proc(pc, rf, ltb(ia, r:=Op(r1,r2));bsD, bsE, bsM, bsW, im)
 if r1 \notin Dest(bsE) and r2 \notin Dest(bsE)
 and r1 \notin Dest(bsM) and r2 \notin Dest(bsM)
 and r1 \notin Dest(bsW) and r2 \notin Dest(bsW)

Let

Sources(inst) ≡ source register(s) of instruction inst
Dests(a_1, a_2, \dots, a_n) ≡ Dest(a_1) \cup Dest(a_2) $\cup \dots \cup$ Dest(a_n)

$$\begin{aligned} \text{NoHazard(inst, } & (\text{bs}_1, \dots, \text{bs}_n)) \quad \equiv \\ & \forall s \in \text{Sources(inst)}, s \notin \text{Dest}(bs_1, \dots, bs_n) \\ \text{Hazard(inst, } & (\text{bs}_1, \dots, \text{bs}_n)) \quad \equiv \\ & \exists s \in \text{Sources(inst)}, s \in \text{Dest}(bs_1, \dots, bs_n) \end{aligned}$$

Pipelined AX - *Decode Stage Rule*

bsE is a FIFO queue of (*ia*, *instruction-template*) pairs where a template is

$r := v \parallel r := \text{Op}(v_1, v_2) \parallel r := \text{Load}(a) \parallel Jz(v_c, ia) \parallel \text{Store}(a, v)$

Proc(pc, rf, ltb(ia, inst₁);bsD, bsE, bsM, bsW, im)
{ N, H, M, L, T, B, M1, M2 }

if NoHazard(inst₁,(bsE, bsM, bsW))

it₁ is the template for inst₁, where the operands of inst₁ have been fetched from rf

Pipelined AX - *Execute Stage Rules-1*

Krste Asanovic
April 17, 2001
6.823, L17-25

No RAW hazards left

- *Op execute rule*

Proc(pc, rf, bsD, ltb(ia, r:=Op(v1,v2);bsE, bsM, bsW, im)

→ Proc(pc, rf, bsD, bsE, bsM;ltb(ia, r:=v), bsW, im)

where v=Op(v1,v2)

- Jz execute rules

Proc(pc, rf, bsD, Itb(ia, r:=Jz(0,npc));bsE, bsM, bsW, im)

→ **Proc(npc, rf, ε, ε, bsM, bsW, im)**

Proc(pc, rf, bsD, Itb(ia, r:=Jz(v,_));bsE, bsM, bsW, im)

if $v \neq 0$

→ Proc(pc, rf, bsD, bsE, bsM, bsW, im)

“ ” signifies don't care in pattern match

Pipelined AX - *Execute Stage Rules-2*

Krste Asanovic
April 17, 2001
6.823, L17-26

- **Copy execute rule**

Proc(pc, rf, bsD, ltb(ia, it);bsE, bsM, bsW, im)

if **it** ≠ **r:=Op(-,-)** **or** **it** ≠ **Jz(-,-)**

→ **Proc**(pc, rf, bsD, bsE, bsM;ltb(ia, it), bsW, im)



Pipelined AX - *Memory Stage Rules*

- ***Load memory rule***

Sys(Proc(pc, rf, bsD, bsE, ltb(ia, r:=Load(a));bsM, bsW,
im), dm)
→ Sys(Proc(pc, rf, bsD, bsE, bsM, bsW;ltb(ia, r:=v]),
im), dm) *where v=dm[a]*

- ***Store memory rule***

Sys(Proc(pc, rf, bsD, bsE, ltb(ia, Store(a,v));bsM, bsW,
im), dm)
→ Sys(Proc(pc, rf, bsD, bsE, bsM, bsW,
im), dm[a:=v])

- ***Copy memory rule***

Proc(pc, rf, bsD, bsE, ltb(ia, r:=v);bsM, bsW, im)
→ Proc(pc, rf, bsD, bsE, bsM, bsW;ltb(ia, r:=v), im)



Pipelined AX - *Writeback Stage Rule*

- ***Writeback rule***

Proc(pc, rf, bsD, bsE, bsM, ltb(ia, r:=v));bsW, im)
→ Proc(pc, rf[r:=v], bsD, bsE, bsM, bsW, im)