



# Modeling Computer Systems with Term Rewriting Systems


Krste Asanovic  
Laboratory for Computer Science  
Massachusetts Institute of Technology

<http://www.csg.lcs.mit.edu/6.823>



# State-Centric Descriptions

*Schematics*



*Hardware description languages*

```


always @ (posedge Clk) begin
  if (a >= b) begin
    a <= a - b;
    b <= b;
  end else begin
    a <= b;
    b <= a;
  end
end

```

*what does it describe?*



## State-centric Descriptions: *Cooperating Finite State Machines*



## Operation-Centric Descriptions

### *Microprocessor Manual*

**ADD**      rd, rs, rt

**GPR[rd] ← GPR[rs] + GPR[rt]**

**PC ← PC + 4**



# TRS: A Novel "Language" to Describe Systems

System  $\equiv$  Structure + Behavior

*hierarchically  
organized  
state*

*state  
transition  
rules*

Rule:  $\text{state}_1$  *if predicate*  $\rightarrow$   $\text{state}_2$   
*pattern on state* *action on state*

- *Natural* for designers, especially to describe asynchronous behavior
- *Compact* descriptions
- Amenable to *verification*
- Amenable to *synthesis*



## GCD Example

### Rules

$\text{Gcd}(a, b) \text{ if } b \neq 0 \Rightarrow \text{Gcd}(b, \text{Rem}(a, b))$  *(Rule<sub>1</sub>)*

$\text{Gcd}(a, 0) \Rightarrow a$  *(Rule<sub>2</sub>)*

$\text{Rem}(a, b) \text{ if } a < b \Rightarrow a$  *(Rule<sub>3</sub>)*

$\text{Rem}(a, b) \text{ if } a \geq b \Rightarrow \text{Rem}(a-b, b)$  *(Rule<sub>4</sub>)*

### Execution:

$\xRightarrow{R_3}$	Gcd(2,4)	$\xRightarrow{R_1}$	Gcd(4,Rem(2,4))
$\xRightarrow{R_4}$	Gcd(4,2)	$\xRightarrow{R_1}$	Gcd(2,Rem(4,2))
$\xRightarrow{R_4}$	Gcd(2,Rem(2,2))	$\xRightarrow{R_4}$	Gcd(2,Rem(0,2))
$\xRightarrow{R_3}$	Gcd(2,0)	$\xRightarrow{R_2}$	2 <i>Hardware description?</i>



## AX: A Minimalist RISC Instruction Set

Instruction	$\equiv$	$r := \text{Loadc}(v)$	<i>Load constant</i>
	$\parallel$	$r := \text{Loadpc}$	<i>Load PC</i>
	$\parallel$	$r := \text{Op}(r_1, r_2)$	<i>Arithmetic-Logic</i>
	$\parallel$	$\text{Jz}(r_c, r_a)$	<i>Jump if <math>r_c = 0</math></i>
	$\parallel$	$r := \text{Load}(r_a)$	<i>Load</i>
	$\parallel$	$\text{Store}(r_a, r_v)$	<i>Store</i>

' $\parallel$ ' is a meta-linguistic symbol for identifying disjuncts

Programs are *reentrant* (not modifiable)



## Abstract Data Types

- **Arrays:** if  $a$  is an array
  - $a[r]$  is the  $r$ 'th entry of  $a$
  - $a[r:=v]$  sets the  $r$ 'th entry of  $a$  to  $v$


Register Files, memories, etc. are represented using array data type

- **FIFO's:** if  $q$  is a FIFO
  - $\text{first}(q)$  is the oldest entry in  $q$
  - $\text{enq}(x,q)$  enqueues a new entry  $x$  to  $q$
  - $\text{deq}(q)$  dequeues the oldest entry of  $q$
  - $\text{clear}(q)$  clears the contents of  $q$


Pipeline buffers are represented using FIFO data type



# Non-pipelined AX Processor



# $P_B$ : Non-Pipelined Processor Model



- S**    ≡    **Sys(P, DM)**
- P**    ≡    **Proc(PC, RF, IM)**
- PC**   ≡    **Register of VAL**
- RF**   ≡    **Array[rf-size] of VAL**
- DM**   ≡    **Array[dm-size] of VAL**
- IM**   ≡    **Array[im-size] of Instruction**
- VAL** ≡    **Bits[val-size]**

**Sys(Proc(pc, rf, im), dm)**

Program counter    Register file    Instruction memory    Data memory

*Programs are assumed to be non-modifiable*



## $P_B$ : Non-pipelined Processor Rules

*A simple rule can be given to describe the behavior of each instruction*

### *Op rule*

$\text{Proc}(\text{pc}, \text{rf}, \text{im})$       *if*  $\text{im}[\text{pc}] = r := \text{Op}(r_1, r_2)$   
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}[r:=v], \text{im})$     *where*  $v = \underline{\text{Op}}(\text{rf}[r_1], \text{rf}[r_2])$

### *Jump rules*

$\text{Proc}(\text{pc}, \text{rf}, \text{im})$       *if*  $\text{im}[\text{pc}] = \text{Jz}(r_c, r_a) \ \& \ \text{rf}[r_c] = 0$   
 $\rightarrow \text{Proc}(\text{rf}[r_a], \text{rf}, \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{im})$       *if*  $\text{im}[\text{pc}] = \text{Jz}(r_c, r_a) \ \& \ \text{rf}[r_c] \neq 0$   
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{im})$





## $P_B$ : Load and Store Rules

### *Load rule*

$\text{Sys}(\text{Proc}(\text{pc}, \text{rf}, \text{im}), \text{dm})$       *if*  $\text{im}[\text{pc}] = r := \text{Load}(r_a)$   
 $\rightarrow \text{Sys}(\text{Proc}(\text{pc}+1, \text{rf}[r:=\text{dm}[a]], \text{im}), \text{dm})$   
*where*  $a = \text{rf}[r_a]$


### *Store rule*

$\text{Sys}(\text{Proc}(\text{pc}, \text{rf}, \text{im}), \text{dm})$       *if*  $\text{im}[\text{pc}] = \text{Store}(r_a, r_v)$   
 $\rightarrow \text{Sys}(\text{Proc}(\text{pc}+1, \text{rf}, \text{im}), \text{dm}[a:=\text{rf}[r_v]])$   
*where*  $a = \text{rf}[r_a]$





## Introducing a Pipeline Stage



All the state change implied by a rule conceptually happens atomically (*i.e.*, in one cycle)

Thus to pipeline one may want to split any rule that reads and writes the register file into multiple rules

⇒ *Introduce FIFO buffers (bs) to hold partially executed instructions*

$\text{Sys}(\text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im}), \text{dm})$



## Splitting a Rule for Pipelining

**Op rule**

$\text{Proc}(\text{pc}, \text{rf}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = \text{r} := \text{Op}(\text{r}_1, \text{r}_2)$   
→  $\text{Proc}(\text{pc}+1, \text{rf}[\text{r}:=\text{v}], \text{im}) \quad \text{where } \text{v} = \text{Op}(\text{rf}[\text{r}_1], \text{rf}[\text{r}_2])$

*will take the following two steps:*

$\text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im}) \quad \text{if } \text{im}[\text{pc}] = \text{r} := \text{Op}(\text{r}_1, \text{r}_2)$   
→  $\text{Proc}(\text{pc}+1, \text{rf}, \text{bs}; \text{ltb}(\text{pc}, \text{r} := \text{Op}(\text{rf}[\text{r}_1], \text{rf}[\text{r}_2])), \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{ltb}(\text{pc}_1, \text{r} := \text{Op}(\text{v}_1, \text{v}_2)); \text{bs}, \text{im})$   
→  $\text{Proc}(\text{pc}, \text{rf}[\text{r}:=\text{v}], \text{bs}, \text{im})$   
*where*  $\text{v} = \text{Op}(\text{v}_1, \text{v}_2)$

**Not quite correct!**

“;” represents ordered concatenation of elements





## Op Rule for Two-Stage Pipeline

### The Op-Fetch Rule:

$\text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im})$  if  $\text{im}[\text{pc}] = \text{r} := \text{Op}(\text{r}_1, \text{r}_2)$   
 and  $\text{r}_1 \notin \text{Dest}(\text{bs})$  and  $\text{r}_2 \notin \text{Dest}(\text{bs})$   
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{bs}; \text{ltb}(\text{pc}, \text{r} := \text{Op}(\text{rf}[\text{r}_1], \text{rf}[\text{r}_2])), \text{im})$

### The Op-Execute Rule:

$\text{Proc}(\text{pc}, \text{rf}, \text{ltb}(\text{pc}_1, \text{r} := \text{Op}(\text{v}_1, \text{v}_2)); \text{bs}, \text{im})$   
 $\rightarrow \text{Proc}(\text{pc}, \text{rf}[\text{r} := \text{v}], \text{bs}, \text{im})$   
 where  $\text{v} = \text{Op}(\text{v}_1, \text{v}_2)$

### Let

$\text{Dest}(\text{inst}) \equiv$  destination register of instruction inst  
 or instruction template

$\text{Dest}(\text{bs}) \equiv$  the union of all destination registers of all  
 instructions in buffer bs



## Splitting the Jump Rules

### Jump rules

$\text{Proc}(\text{pc}, \text{rf}, \text{im})$  if  $\text{im}[\text{pc}] = \text{Jz}(\text{r}_c, \text{r}_a)$  &  $\text{rf}[\text{r}_c] = 0$   
 $\rightarrow \text{Proc}(\text{rf}[\text{r}_a], \text{rf}, \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{im})$  if  $\text{im}[\text{pc}] = \text{Jz}(\text{r}_c, \text{r}_a)$  &  $\text{rf}[\text{r}_c] \neq 0$   
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{im})$

### are replaced by the following rules:

$\text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im})$  if  $\text{im}[\text{pc}] = \text{Jz}(\text{r}_c, \text{r}_a)$   
 and  $\text{r}_c \notin \text{Dest}(\text{bs})$  and  $\text{r}_a \notin \text{Dest}(\text{bs})$   
 $\rightarrow \text{Proc}(\text{pc}+1, \text{rf}, \text{bs}; \text{ltb}(\text{pc}, \text{Jz}(\text{rf}[\text{r}_c], \text{rf}[\text{r}_a])), \text{im})$


$\text{Proc}(\text{pc}, \text{rf}, \text{ltb}(\text{pc}_1, \text{Jz}(\text{v}, \text{npc}))); \text{bs}, \text{im}$  if  $\text{v} = 0$   
 $\rightarrow \text{Proc}(\text{npc}, \text{rf}, \varepsilon, \text{im})$

$\text{Proc}(\text{pc}, \text{rf}, \text{ltb}(\text{pc}_1, \text{Jz}(\text{v}, \text{npc}))); \text{bs}, \text{im}$  if  $\text{v} \neq 0$   
 $\rightarrow \text{Proc}(\text{pc}, \text{rf}, \text{bs}, \text{im})$

“ $\varepsilon$ ” represents an empty FIFO




## TRS Execution Model




- Model moves between valid states using any applicable rule  $\Rightarrow$  *non-deterministic FSM*
- Model can fire multiple times in first pipe stage before firing in second pipe stage
- Model only specifies allowable set of states, not a schedule for optimal execution
- Possible to develop hardware synthesis system that optimizes implementation to perform multiple state transitions per cycle



## TRS Model $\rightarrow$ Implementation





Define small atomic state changes in TRS



Perform multiple state changes in parallel in implementation

Concentrate on obtaining correct incremental state transitions in TRS model, then optimize to obtain fast parallel state machine





## Hazard Detection

- *Op decode rule*

**Proc(pc, rf, ltb(ia, r:=Op(r1,r2));bsD, bsE, bsM, bsW, im)**

*if*  $r1 \notin \text{Dest}(bsE)$  *and*  $r2 \notin \text{Dest}(bsE)$

*and*  $r1 \notin \text{Dest}(bsM)$  *and*  $r2 \notin \text{Dest}(bsM)$

*and*  $r1 \notin \text{Dest}(bsW)$  *and*  $r2 \notin \text{Dest}(bsW)$

→ **Proc(pc, rf, bsD, bsE;ltb(ia, r:=Op(rf[r1], rf[r2])),  
bsM, bsW, im)**

*Let*

**Sources(inst)**  $\equiv$  source register(s) of instruction inst

**Dests(a<sub>1</sub>,a<sub>2</sub>,...,a<sub>n</sub>)**  $\equiv$  Dest(a<sub>1</sub>)  $\cup$  Dest(a<sub>2</sub>)  $\cup$  ...  $\cup$  Dest(a<sub>n</sub>)

**NoHazard(inst, (bs<sub>1</sub>, ... , bs<sub>n</sub>))**  $\equiv$

$\forall s \in \text{Sources}(\text{inst}), s \notin \text{Dests}(bs_1, \dots, bs_n)$

**Hazard(inst, (bs<sub>1</sub>, ... , bs<sub>n</sub>))**  $\equiv$

$\exists s \in \text{Sources}(\text{inst}), s \in \text{Dests}(bs_1, \dots, bs_n)$



## Pipelined AX - *Decode Stage Rule*

*bsE is a FIFO queue of (ia, instruction-template) pairs  
where a template is*

$r := v \parallel r := \text{Op}(v_1, v_2) \parallel r := \text{Load}(a) \parallel \text{Jz}(v_c, ia) \parallel \text{Store}(a, v)$

**Proc(pc, rf, ltb(ia, inst<sub>1</sub>);bsD, bsE, bsM, bsW, im)**

*if* **NoHazard(inst<sub>1</sub>,(bsE, bsM, bsW))**

→ **Proc(pc, rf, bsD, bsE;ltb(ia, it<sub>1</sub>), bsM, bsW, im)**

*it<sub>1</sub> is the template for inst<sub>1</sub>, where the operands of  
inst<sub>1</sub> have been fetched from rf*



## Pipelined AX - *Execute Stage Rules-1*

Krste Asanovic  
April 17, 2001  
6.823, L17--25

**No RAW hazards left**

- **Op execute rule**

Proc(pc, rf, bsD, ltb(ia, r:=Op(v1,v2));bsE, bsM, bsW, im)  
→ Proc(pc, rf, bsD, bsE, bsM;ltb(ia, r:=v), bsW, im)  
where v=Op(v1,v2)

- **Jz execute rules**

Proc(pc, rf, bsD, ltb(ia, r:=Jz(0,npc));bsE, bsM, bsW, im)  
→ Proc(npc, rf, ε, ε, bsM, bsW, im)

Proc(pc, rf, bsD, ltb(ia, r:=Jz(v,\_));bsE, bsM, bsW, im)  
if v ≠ 0

→ Proc(pc, rf, bsD, bsE, bsM, bsW, im)

“\_” signifies don't care in pattern match



## Pipelined AX - *Execute Stage Rules-2*

Krste Asanovic  
April 17, 2001  
6.823, L17--26

- **Copy execute rule**

Proc(pc, rf, bsD, ltb(ia, it);bsE, bsM, bsW, im)  
if it ≠ r:=Op(-,-) or it ≠ Jz(-,-)

→ Proc(pc, rf, bsD, bsE, bsM;ltb(ia, it), bsW, im)



## Pipelined AX - *Memory Stage Rules*

- **Load memory rule**  
Sys(Proc(pc, rf, bsD, bsE, ltb(ia, r:=Load(a));bsM, bsW, im), dm)  
→ Sys(Proc(pc, rf, bsD, bsE, bsM, bsW;ltb(ia, r:=v]), im), dm) **where v=dm[a]**
- **Store memory rule**  
Sys(Proc(pc, rf, bsD, bsE, ltb(ia, Store(a,v));bsM, bsW, im), dm)  
→ Sys(Proc(pc, rf, bsD, bsE, bsM, bsW, im), dm[a:=v])
- **Copy memory rule**  
Proc(pc, rf, bsD, bsE, ltb(ia, r:=v);bsM, bsW, im)  
→ Proc(pc, rf, bsD, bsE, bsM, bsW;ltb(ia, r:=v), im)



## Pipelined AX - *Writeback Stage Rule*

- **Writeback rule**  
Proc(pc, rf, bsD, bsE, bsM, ltb(ia, r:=v));bsW, im)  
→ Proc(pc, rf[r:=v], bsD, bsE, bsM, bsW, im)