



Pipeline Hazards

Krste Asanovic
Laboratory for Computer Science
M.I.T.

<http://www.csg.lcs.mit.edu/6.823>



Reduced Instruction Set Computers

(Cocke, IBM; Patterson, UC Berkeley; Hennessy, Stanford)

Compilers have difficulty using complex instructions

- VAX: 60% of microcode for 20% of instructions, only responsible for 0.2% execution time
- IBM experiment retargets 370 compiler to use simple subset of ISA
=> Compiler generated faster code!

Simple instruction sets don't need microcode

- Use fast memory near processor as cache, not microcode storage

Design ISA for simple pipelined implementation

- Fixed length, fixed format instructions
- Load/store architecture with up to one memory access/instruction
- Few addressing modes, synthesize others with code sequence
- Register-register ALU operations
- Delayed branch



MIPS R2000

(One of first commercial RISCs, 1986)

Load/Store architecture

- 32x32-bit GPR (R0 is wired), HI & LO SPR (for multiply/divide)
- 74 instructions
- Fixed instruction size (32 bits), only 3 formats
- PC-relative branches, register indirect jumps
- Only base+displacement addressing mode
- No condition bits, compares write GPRs, branches test GPRs
- Delayed loads and branches

Five-stage instruction pipeline

- Fetch, Decode, Execute, Memory, Write Back
- CPI of 1 for register-to-register ALU instructions
- 8 MHz clock
- Tightly-coupled off-chip FP accelerator (R2010)



RISC/CISC Comparisons

(late 80s/early 90s)

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$$

R2000 vs VAX 8700 [Bhandarkar and Clark, '91]



- R2000 has ~2.7x advantage with equivalent technology

Intel 80486 vs Intel i860 (both 1989)

- Same company, same CAD tools, same process
- i860 2-4x faster - even more on some floating-point tasks

DEC nVAX vs Alpha 21064 (both 1992)



- Same company, same CAD tools, same process
- Alpha 2-4x faster






Stalled Stages and Pipeline Bubbles

Krste Asanovic
February 26, 2001
6.823, L6-9



Interlock Control Logic worksheet

Krste Asanovic
February 26, 2001
6.823, L6-10




Compare the *source registers* of the instruction in the decode stage with the *destination register* of the uncommitted instructions.



Interlock Control Logic

ignoring jumps & branches

Krste Asanovic
February 26, 2001
6.823, L6--11



*Should we always stall if the rs field matches some rd?
not every instruction writes registers ⇒ we
not every instruction reads registers ⇒ re*



Source & Destination Registers

Krste Asanovic
February 26, 2001
6.823, L6--12

R-type:

op	rf1	rf2	rf3	func
----	-----	-----	-----	------

I-type:

op	rf1	rf2	immediate16
----	-----	-----	-------------

J-type:

op	immediate26
----	-------------

		<i>source(s)</i>	<i>destination</i>
ALU	$rf3 \leftarrow (rf1) \text{ func } (rf2)$	rf1, rf2	rf3
ALUi	$rf2 \leftarrow (rf1) \text{ op } \text{imm}$	rf1	rf2
LW	$rf2 \leftarrow M[(rf1) + \text{imm}]$	rf1	rf2
SW	$M[(rf1) + \text{imm}] \leftarrow (rf2)$	rf1, rf2	
B_Z	$\text{cond}(rf1)$		
	<i>true:</i> $PC \leftarrow (PC) + \text{imm}$	rf1	
	<i>false:</i> $PC \leftarrow (PC) + 4$	rf1	
J	$PC \leftarrow (PC) + \text{imm}$		
JAL	$r31 \leftarrow (PC), PC \leftarrow (PC) + \text{imm}$		31
JR	$PC \leftarrow (rf1)$	rf1	
JALR	$r31 \leftarrow (PC), PC \leftarrow (rf1)$	rf1	31



Deriving the Stall Signal

C_{dest}		C_{re}	
ws = Case opcode		re1 = Case opcode	
ALU	⇒ rf3	ALU, ALUi,	⇒ on
ALUi, LW	⇒ rf2		⇒ off
JAL, JALR	⇒ 31		
we = Case opcode		re2 = Case opcode	⇒ on
ALU, ALUi, LW,			⇒ off
JAL, JALR	⇒ on		
...	⇒ off		

stall =

Stall if the *source registers* of the instruction in the decode stage matches the *destination register* of the *uncommitted* instructions.



The Stall Signal


C_{dest}		C_{re}	
ws = Case opcode		re1 = Case opcode	
ALU	⇒ rf3	ALU, ALUi, LW,	
ALUi, LW	⇒ rf2	SW, BZ,	
JAL, JALR	⇒ 31	JR, JALR	⇒ on
		J, JAL	⇒ off
we = Case opcode		re2 = Case opcode	
ALU, ALUi, LW,		ALU, SW	⇒ on
JAL, JALR	⇒ (ws ≠ 0)	...	⇒ off
...	⇒ off		

C_{stall}	
$ \begin{aligned} \text{stall} = & ((rf1_D = ws_E) \cdot we_E + \\ & (rf1_D = ws_M) \cdot we_M + \\ & (rf1_D = ws_W) \cdot we_W) \cdot re1_D \quad + \\ & ((rf2_D = ws_E) \cdot we_E + \\ & (rf2_D = ws_M) \cdot we_M + \\ & (rf2_D = ws_W) \cdot we_W) \cdot re2_D \end{aligned} $	<p><i>This is not the full story !</i></p>



Hazards due to Loads & Stores

Stall Condition




...
 $M[(r1)+7] \leftarrow (r2)$ *Is there any possible data hazard*
 $r4 \leftarrow M[(r3)+5]$ *in this instruction sequence?*
...



Hazards due to Loads & Stores

depends on the memory system

?




$M[(r1)+7] \leftarrow (r2)$ $(r1)+7 = (r3)+5 \Rightarrow$ **data hazard**
 $r4 \leftarrow M[(r3)+5]$ **However, the hazard is avoided because**
... **our memory system completes writes in**
... **one cycle !**



Complications due to Jumps

Krste Asanovic
February 26, 2001
6.823, L6--17



I ₁	096	ADD	
I ₂	100	J +200	
I ₃	104	ADD	<i>kill</i>
I ₄	304	SUB	


A jump instruction kills (not stalls) the following instruction

How?



Pipelining Jumps

Krste Asanovic
February 26, 2001
6.823, L6--18



I ₁	096	ADD	
I ₂	100	J +200	
I ₃	104	ADD	<i>kill</i>
I ₄	304	SUB	



Killing the fetched instruction:
Insert a mux before IR

IRSrc _D = Case opcode _D	
J, JAL	⇒ nop
...	⇒ IM


Any interaction between stall and jump?



Jump Pipeline Diagrams



Pipelining Conditional Branches




I_1 096 ADD
 I_2 100 BEQZ r1, +200
 I_3 104 ADD
 I_4 304 ADD

Branch condition is not known until the execute stage
what action should be taken in the decode stage ?



Conditional Branches: *solution 1*



- I₁ 096 ADD
- I₂ 100 BEQZ r1, +200
- I₃ 104 ADD
- I₄ 304 ADD

If the branch is taken
 - kill the two following instructions
 - the instruction at the decode stage is not valid
 ⇒ *stall signal is not valid*



New Stall Signal

$$\begin{aligned}
 \text{stall} = & (((\text{rf1}_D = \text{ws}_E) \cdot \text{we}_E + (\text{rf1}_D = \text{ws}_M) \cdot \text{we}_M + (\text{rf1}_D = \text{ws}_W) \cdot \text{we}_W) \cdot \text{re1}_D \\
 & + ((\text{rf2}_D = \text{ws}_E) \cdot \text{we}_E + (\text{rf2}_D = \text{ws}_M) \cdot \text{we}_M + (\text{rf2}_D = \text{ws}_W) \cdot \text{we}_W) \cdot \text{re2}_D \\
 & \cdot !((\text{opcode}_E = \text{BEQZ}) \cdot \text{z} + (\text{opcode}_E = \text{BNEZ}) \cdot \text{!z})
 \end{aligned}$$



Control Equations for PC Muxes

Solution 1

PCSrc1 = Case opcode_E
 BEQZ.z, BNEZ.lz ⇒ j_E
 ... ⇒ Case opcode_D
 J, JAL, JR, JALR ⇒ j_D
 ... ⇒ ~j

PCSrc2 = Case opcode_D
 J, JAL ⇒ PCR
 JR, JALR ⇒ Regl

Give priority to the older instruction, i.e., execute stage instruction over decode stage instruction


IRSrc_D = Case opcode_E
 BEQZ.z, BNEZ.lz ⇒ nop
 ... ⇒
 (Case opcode_D
 J, JAL, JR, JALR ⇒ nop
 ... ⇒ IM)

IRSrc_E = Case opcode_E
 BEQZ.z, BNEZ.lz ⇒ nop
 ... ⇒ stall.nop + !stall.IR_D



Conditional Branches: solution 2

Test for zero at the decode stage



- I₁ 096 ADD
- I₂ 100 BEQZ r1, +200
- I₃ 104 ADD
- I₄ 304 ADD


Need to kill only one instruction !

Wouldn't work if DLX had general branch conditions (i.e., r1>r2)?



Conditional Branches: *solution 3*

Delayed Branches



- I₁ 096 ADD
- I₂ 100 BEQZ r1, +200
- I₃ 104 ADD (delay slot)
- I₄ 304 ADD

Change the semantics of branches and jumps
 ⇒ Instruction after branch *always* executed,
 regardless if branch taken or not taken.

Need not kill any instructions !




Annuling Branches

- Plain delayed branches only allow compiler to fill delay slot with instructions that will *always* be executed:



- Annuling branches kill delay slot if branch is *not* taken. Compiler can therefore fill delay slot with copy of branch target:



- Can also have variant of annuling branch that kills delay slot if branch is *taken*



Bypassing

time	t0	t1	t2	t3	t4	t5	t6	t7	...
(I ₁) r1 ← (r0) + 10	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
(I ₂) r4 ← (r1) + 17		IF ₂	ID ₂	ID ₂	ID ₂	ID ₂	EX ₂	MA ₂	WB ₂
(I ₃)			IF ₃	IF ₃	IF ₃	IF ₃	ID ₃	EX ₃	MA ₃
(I ₄)				<i>stalled stages</i>			IF ₄	ID ₄	EX ₄
(I ₅)							IF ₅	ID ₅	


Each *stall* or *kill* introduces a bubble in the pipeline
⇒ *CPI* > 1

A new datapath, i.e., a *bypass*, can get the data from the output of the ALU to its input

time	t0	t1	t2	t3	t4	t5	t6	t7	...
(I ₁) r1 ← (r0) + 10	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
(I ₂) r4 ← (r1) + 17		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
(I ₃)			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
(I ₄)				IF ₄	ID ₄	EX ₄	MA ₄	WB ₄	
(I ₅)					IF ₅	ID ₅	EX ₅	MA ₅	WB ₅



Adding Bypasses



...
 (I₁) r1 ← (r0) + 10
 (I₂) r4 ← (r1) + 17
 ...

Of course you can add many more bypasses!



The Bypass Signal

deriving it from the stall signal

Krste Asanovic
February 26, 2001
6.823, L6--31


C_{dest} $ws = \text{Case opcode}$ ALU $\Rightarrow rf3$ ALUi, LW $\Rightarrow rf2$ JAL, JALR $\Rightarrow R31$ $we = \text{Case opcode}$ ALU, ALUi, LW $\Rightarrow (ws \neq R0)$ JAL, JALR $\Rightarrow \text{on}$... $\Rightarrow \text{off}$	C_{re} $re1 = \text{Case opcode}$ ALU, ALUi, LW, SW, BZ, JR, JALR $\Rightarrow \text{on}$ J, JAL $\Rightarrow \text{off}$ $re2 = \text{Case opcode}$ ALU, SW $\Rightarrow \text{on}$... $\Rightarrow \text{off}$
C_{stall} $\text{stall} = ((rf1_D = ws_E) \cdot we_E + (rf1_D = ws_M) \cdot we_M + (rf1_D = ws_W) \cdot we_W) \cdot re1_D + ((rf2_D = ws_E) \cdot we_E + (rf2_D = ws_M) \cdot we_M + (rf2_D = ws_W) \cdot we_W) \cdot re2_D$	
$C_{bypass} \quad ASrc = (rf1_D = ws_E) \cdot we_E \cdot re1_D$	

Is this correct ?



Usefulness of a Bypass



Krste Asanovic
February 26, 2001
6.823, L6--32



Consider

...
$(I_1) \quad r1 \leftarrow (r0) + 10$	$r1 \leftarrow M[(r0) + 10]$	JAL 500
$(I_2) \quad r4 \leftarrow (r1) + 17$	$r4 \leftarrow (r1) + 17$	$r4 \leftarrow (r31) + 17$

Where can this bypass help?





Why an Instruction may not be dispatched every cycle (CPI>1)

- **Full bypassing may be too expensive to implement**
 - typically all frequently used paths provided
 - some infrequently used bypass paths may increase cycle time and/or cost more than their benefit in reducing CPI
- **Loads have two cycle latency**
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II.
- **Conditional branches may cause bubbles**
 - kill following instruction(s) if no delay slots

(Machines with software-visible delay slots may execute significant number of NOP instructions inserted by compiler code scheduling)