

## Summary of $\beta$ Instruction Formats

### Operate Class: (\*optional opcodes)

31	26	25	21	20	16	15	11	10	0
10xxxx	Rc		Ra		Rb		unused		

$\text{Reg}[\text{Rc}] \leftarrow \text{Reg}[\text{Ra}] \text{ op } \text{Reg}[\text{Rb}]$

Opcodes: ADD, SUB, MUL\*, DIV\*  
 AND, OR, XOR  
 CMPEQ, CMPLT, CMPLE  
 SHL, SHR, SRA

Register	Symbol	Usage
31	R31	Always zero
30	XP	Exception pointer
29	SP	Stack pointer
28	LP	Linkage pointer
27	BP	Base of frame pointer

31	26	25	21	20	16	15	0
11xxxx	Rc		Ra		literal (two's complement)		

$\text{Reg}[\text{Rc}] \leftarrow \text{Reg}[\text{Ra}] \text{ op } \text{SEXT(literal)}$

Opcodes: ADDC, SUBC, MULC\*, DIVC\*  
 ANDC, ORC, XORC  
 CMPEQC, CMPLTC, CMPLEC  
 SHLC, SHRC, SRAC

### Other:

31	26	25	21	20	16	15	0
01xxxx	Rc		Ra		literal (two's complement)		

LD:  $\text{Reg}[\text{Rc}] \leftarrow \text{Mem}[\text{Reg}[\text{Ra}] + \text{SEXT(literal)}]$   
 ST:  $\text{Mem}[\text{Reg}[\text{Ra}] + \text{SEXT(literal)}] \leftarrow \text{Reg}[\text{Rc}]$   
 JMP:  $\text{Reg}[\text{Rc}] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{Reg}[\text{Ra}]$   
 BEQ:  $\text{Reg}[\text{Rc}] \leftarrow \text{PC} + 4; \text{if } \text{Reg}[\text{Ra}] = 0 \text{ then } \text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT(literal)}$   
 BNE:  $\text{Reg}[\text{Rc}] \leftarrow \text{PC} + 4; \text{if } \text{Reg}[\text{Ra}] \neq 0 \text{ then } \text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT(literal)}$   
 LDR:  $\text{Reg}[\text{Rc}] \leftarrow \text{Mem}[\text{PC} + 4 + 4 * \text{SEXT(literal)}]$

### Opcode Table: (\*optional opcodes)

5:3	2:0	000	001	010	011	100	101	110	111
000									
001									
010									
011	LD	ST		JMP		BEQ	BNE	LDR	
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE		
101	AND	OR	XOR		SHL	SHR	SRA		
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC		
111	ANDC	ORC	XORC		SHLC	SHRC	SRAC		