



# Case Study: Arithmetic Circuits

Didn't I learn how  
to do addition in  
the second grade?  
MIT courses aren't  
what they used to  
be...



Handouts: Lecture Slides

# Review: 2's Complement



8-bit 2's complement example:

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

If we use a two's-complement representation for signed integers, the same binary addition procedure will work for adding both signed and unsigned numbers.

By moving the implicit "binary" point, we can represent fractions too:


$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.625$$

# Binary Addition

Here's an example of binary addition as one might do it by "hand":


Adding two N-bit numbers produces an (N+1)-bit result

1 1 0 1 ← Carries from previous column



We've already built the circuit that implements one column:

So we can quickly build a circuit to add two 4-bit numbers...




# Subtraction: $A - B = A + (-B)$

Using 2's complement representation:  $-B = \sim B + 1$

$\sim$  = bit-wise complement



So let's build an arithmetic unit that does both addition and subtraction.  
Operation selected by control input:



# Condition Codes

Besides the sum, one often wants four other bits of information from an arithmetic unit:

**Z** (zero): result is = 0 *big NOR gate*

**N** (negative): result is < 0  $S_{N-1}$

**C** (carry): indicates that add in the most significant position produced a carry, e.g., “1 + (-1)” *from last FA*


**V** (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., “(2<sup>i-1</sup> - 1) + (2<sup>i-1</sup> - 1)”

$$V = A_{i-1} B_{i-1} \overline{N} + \overline{A_{i-1} B_{i-1}} N$$

$$V = COUT_{i-1} \oplus CIN_{i-1}$$


To compare A and B, perform A-B and use condition codes:

Signed comparison:




Unsigned comparison:

# $t_{PD}$ of Ripple-carry Adder



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1) \cdot \underbrace{(t_{PD,OR} + t_{PD,AND})}_{Cl \text{ to } CO} + \underbrace{t_{PD,XOR}}_{Cl_{N-1} \text{ to } S_{N-1}} \approx \Theta(N)$$



$\Theta(N)$  is read "order N" and tells us that the latency of our adder grows in proportion to the number of bits in the operands.

# Faster carry logic

Let's see if we can improve the speed by rewriting the equations for  $C_{OUT}$ :

$$\begin{aligned}
 C_{OUT} &= AB + AC_{IN} + BC_{IN} \\
 &= AB + (A + B)C_{IN} \\
 &= \mathbf{G} + \mathbf{P} C_{IN} \quad \text{where } G = AB \text{ and } P = A + B
 \end{aligned}$$


↑ generate
↑ propagate

For adding two N-bit numbers:

$$\begin{aligned}
 C_N &= G_{N-1} + P_{N-1} C_{N-1} \\
 &= G_{N-1} + P_{N-1} G_{N-2} + P_{N-1} P_{N-2} C_{N-2} \\
 &= G_{N-1} + P_{N-1} G_{N-2} + P_{N-1} P_{N-2} G_{N-3} + \dots + P_{N-1} \dots P_0 C_{IN}
 \end{aligned}$$

$C_N$  in only 3 (!) gate delays:  
 1 for P/G generation, 1 for ANDs, 1 for final OR

Actually, P is usually defined as  $P = A \oplus B$  which won't change  $C_{OUT}$  but will allow us to express S as a simple function of P and  $C_{IN}$ :  $S = P \oplus C_{IN}$



# N-bit addition in constant time?

So if we had  $(N+1)$ -input gates and didn't mind a lot of loading on the  $P$  signals, the propagation delay of adder built using  $P/G$  equation to compute  $C_{IN}$  of each bit would be:

$$4 \text{ gate delays} \approx \Theta(1)$$

Of course, this is impractical when  $N$  is “large” (i.e.  $> 4$ ) but it does lead to some interesting ideas:

- ♦ faster ripple-carry implementations
- ♦ hierarchical carry-lookahead adders




# Carry-Lookahead Adders (CLA)

We can build a hierarchical carry chain by generalizing our definition of the Carry Generate/Propagate (GP) Logic. We start by dividing our addend into two parts, a higher part, H, and a lower part, L. The GP function can be expressed as follows:

$$G_{HL} = G_H + P_H G_L$$

$$P_{HL} = P_H P_L$$


Generate a carry out if the high part generates one, or if the low part generates one and the high part propagates it. Propagate a carry if both the high and low parts propagate theirs.




Hierarchical building block

PIG generation

1<sup>st</sup> level of lookahead



# 8-bit CLA (GP generation)



We can build a tree of GP units to compute the generate and propagate logic for any sized adder. For a  $2^N$ -bit adder, we need  $2^{N-1}$  GP units.


$$C = G_7 + P_7 G_6 + P_7 P_6 G_5 + P_7 P_6 P_5 G_4 + \dots + P_7 \dots P_0 C_{IN}$$

} }  
 $G_{7-0}$   $P_{7-0}$


# 8-bit CLA (carry generation)

Now, given a the value of the carry-in of the least-significant bit, we can generate the carries for every adder.


$$c_j = G_{j-i} + P_{j-i}c_i$$




# 8-bit CLA (complete)



$$t_{PD} = \Theta(\log(N))$$




Notice that we don't need the carry-out output of the adder any more.



# Carry-skip Adders


Idea: full P/G equations are complicated, but P by itself is simple. So just use P to “skip” carry across a block of ripple-carry adders:



- (A) Carries ripple *simultaneously* through each block; if block generates a carry, it appears on carry-out of block (similar to G). If carry-in is 0 at start of operation, no spurious carry-outs will be generated.
- (B) If carry-in and  $P_{\text{BLOCK}}$  are both true, carry *skips* to next block
- (C) Carry ripples through final block.  $t_{PD} = 2 * [K + (N/K - 2) + K]$   
With variable size blocks  $t_{PD} \rightarrow \Theta(\sqrt{N})$

# Carry-select Adders

Idea: do two additions, one assuming carry-in is 0, the other assuming carry-in is 1. Use MUX to select correct answer when correct carry-in is known.




Left blocks can be bigger – more ripple time while waiting for select

With one stage: 50% more cost, but twice as fast as ripple-carry

With multiple (variable-size) blocks:  $t_{PD} \rightarrow \Theta(\sqrt{N})$

# Adder layouts




↑ 32-bit carry-select adder

MSB

LSB

↓ 32-bit carry-lookahead adder



# Multiplication

$$\begin{array}{r}
 \phantom{x} A_3 \phantom{B_2} \phantom{B_1} \phantom{B_0} \\
 \phantom{x} \phantom{A_3} A_2 \phantom{B_1} \phantom{B_0} \\
 \phantom{x} \phantom{A_3} \phantom{A_2} A_1 \phantom{B_0} \\
 \phantom{x} \phantom{A_3} \phantom{A_2} \phantom{A_1} A_0 \\
 \times B_3 \phantom{B_2} \phantom{B_1} \phantom{B_0} \\
 \hline
 AB_i \text{ called a "partial product"} \longrightarrow A_3 B_0 \phantom{A_2 B_0} \phantom{A_1 B_0} \phantom{A_0 B_0} \\
 \phantom{+} \phantom{A_3 B_3} \phantom{A_2 B_3} A_3 B_1 \phantom{A_2 B_1} \phantom{A_1 B_1} \phantom{A_0 B_1} \\
 \phantom{+} \phantom{A_3 B_3} A_3 B_2 \phantom{A_2 B_2} \phantom{A_1 B_2} \phantom{A_0 B_2} \\
 + A_3 B_3 \phantom{A_2 B_3} \phantom{A_1 B_3} \phantom{A_0 B_3} \\
 \hline
 \end{array}$$


Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products (just an AND gate since  $B_i$  is either 0 or 1)  
 Hard part: adding M N-bit partial products



# Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:




Init:  $P \leftarrow 0$ , load A&B

Repeat M times {  
 $P \leftarrow P + (B_{\text{LSB}} == 1 ? A : 0)$   
 shift P/B right one bit  
}

Done: (N+M)-bit result in P/B


# Combinational Multiplier

$t_{PD} = 10 * t_{PD,FA}$   
 not 16




**NB:** this circuit only works for nonnegative operands

# Pipelined Multiplier




# Latency Improvements

Abstract carry-save picture :




Rewire so that first two adders work in parallel. Feed results into third and fourth adders which also work in parallel, etc.



Even and odd streams pass through half the adders so even/odd design runs at almost twice the speed of simple CSA implementation.

# More Latency Improvements


## Wallace Tree



We have been using full-adders (3 inputs, 2 outputs) in our array adders. Higher fan-in adders can be used to further reduce delays for large  $M$ . Weste shows a 5-input, 3-output adder in Fig. 8.41.

# Higher-radix multiplication

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of columns and halve the latency of the multiplier!**



**Booth's insight: rewrite  $2*A$  and  $3*A$  cases, leave  $4A$  for next partial product to do!**

$$\begin{aligned}
 B_{K+1,K} * A &= 0 * A \Rightarrow 0 \\
 &= 1 * A \Rightarrow A \\
 &= 2 * A \Rightarrow 4A - 2A \\
 &= 3 * A \Rightarrow 4A - A
 \end{aligned}$$


# Booth recoding

current bit pair from previous bit pair

$B_{K+1}$	$B_K$	$B_{K-1}$	action	
0	0	0	add 0	
0	0	1	add A	
0	1	0	add A	
0	1	1	add 2*A	
1	0	0	sub 2*A	
1	0	1	sub A	← -2*A+A
1	1	0	sub A	
1	1	1	add 0	← -A+A

A "1" in this bit means the previous stage needed to add 4\*A. Since this stage is shifted by 2 bits with respect to the previous stage, adding 4\*A in the previous stage is like adding A in this stage!

# Multiplier Layout





# IEEE-754 Floating point

S <i>sign</i>	E <i>exponent</i>	F <i>significand</i>
------------------	----------------------	-------------------------

$$\text{Number} = (-1)^S \times 2^{E-\text{bias}} \times (1.F)$$

Special values:  $\pm 0$ ,  $\pm\infty$ , NaN, denormalized numbers

**Exponent notes:**

**exponents of all 0's and all 1's are used for special values**

**biased notation means nonnegative numbers are ordered in the same way as integers**

# Floating point operations

Multiplication:

$$(s_1 \times 2^{e_1}) \cdot (s_2 \times 2^{e_2}) = (s_1 \cdot s_2) \times 2^{e_1+e_2}$$

Addition/subtraction:

- (1) *shift significand of smaller operand right, incrementing exponent, repeat until exponents are equal*
- (2) *add (or subtract) significands*
- (3) *normalize result by shifting left and decrementing exponent, repeat until there is a "1" to the left of the decimal point*
- (4) *Round result*

# Next time: we start to build a computer...

Good luck on tonight's Quiz!

What's *LUCK* got  
to do with it???

I'll let you know  
tomorrow.



2. If you arrive at the quiz in a metastable state what is the probability you will resolve into a valid state before the quiz concludes?

- A. All of the above
- B. None of the below
- C. All of the above
- D. One of the above
- E. None of the above
- F. None of the above

I knew there  
would be logic  
on this quiz, but  
this is not what  
I expected.

