

CN2_4.

Proiectarea unui procesor care opereaza intr-un singur ciclu de ceas.

Performantele unui procesor sunt sunt impuse de catre urmatoorii factori:

- numarul de instructiuni din programul care se executa (n);
- perioada/ciclul ceasului (T);
- numarul mediu de cicluri de ceas pe instructiune (CPI).

Proiectarea procesorului (unitatea de executie si unitatea de comanda) va determina:

- perioada ceasului;
- numarul de cicluri de ceas pe instructiune.

Subiectul cursului curent:

Proiectarea unui procesor care executa o instructiune intr-un singur ciclu de ceas.


- Avantaj: Un singur ciclu de ceas pe instructiune;
- Dezavantaj: Durata mare a ciclului de ceas.

Etapele proiectarii:

1. Se examineaza setul de instructiuni din care rezulta cerintele pentru unitatea de executie:
 - semnificatia fiecărei instructiuni este data de transferurile între registre;
 - unitatea de executie trebuie sa includa elementele de memorare corespunzatoare: registrele necesare setului de instructiuni (eventual mai multe);
 - unitatea de executie trebuie sa asigure fiecare transfer între registre;
2. Se selecteaza componentele unitatii de executie si se stabileste metodologia de sincronizare (aplicare a ceasului).
3. Se assembleaza unitatea de executie corespunzator specificatiilor.
4. Se analizeaza implementarea fiecărei instructiuni pentru determinarea semnalelor si a punctelor de comanda, care afecteaza implementarea fiecarui transfer între registre.
5. Se assembleaza logica de comanda.

Formatele instructiunilor procesorului MIPS (Microprocessor without Interlocking Pipeline Stages):


Toate instructiunile MIPS au 32 de biti. Sunt prezente trei formate diferite:



Campurile de operatie sunt urmatoarele:

- op: codul de operatie al instructiunii;
- rs, rt, rd: adresele registrelor surse si destinatie
- shamt: cantitatea/numarul de biti cu care se efectueaza deplasarea;
- funct: selecteaza varianta se operatie specificata de catre op;
- adresa/imediat: deplasarea adresei(offset)/valoare imediata;
- adresa tinta/target address: deplasarea pentru adresa tinta de salt.


Se va studia urmatorul subset de instructiuni MIPS:



Pasul 2. Componentele Unitatii de Executie:

- Elemente combinational
- Elemente de memorare:
 - Metodologia de sincronizare


Elementele combinational: blocurile constructive de baza.



Elementele de memorare: blocurile constructive de baza

Registrul

- asemanator cu bistabilului D cu exceptia ca:




- are intrare si iesire de cate N biti.
- intrare de activare (write enable)

- Activare scriere (write enable):
 - nivel coborat (0): Iesirea de Date (Data Out) nu se va modifica
 - nivel ridicat (1): Iesirea de Date va lua valoarea Intrarii de Date.

Registrele Generale:

Constau in 32 de registre biport (iesire):

- Doua magistrale de iesire de cate 32 de biti: busA si busB
- O magistrala de intrare de 32 de biti: busW



Registrul este slectat prin:


- RA (numar), care specifica registrul general al carui continut se plaseaza pe busA
- RB (numar), care specifica registrul general al carui continut se plaseaza pe busB
- RW (numar), care specifica registrul general al carui continut va fi modificat prin fortarea continutului magistralei busW, cand Write Enable este pe nivel ridicat

Intrarea de ceas CLK


- Intrarea CLK este efectiva numai in operatiile de scriere
- Pe durata operatiilor de citire se comporta ca un bloc combinational:
- RA sau/si RB valid/valide implica busA sau/si busB valid/valide dupa "timpul de acces".

Memoria Ideala

- O magistrala de intrare: Data In
- O magistrala de Iesire: Data Out



- Cuvantul din memorie este selectat astfel:
 - Adresa (Address) selecteaza cuvantul al carui continut va fi fortat pe Data Out
 - Se forteaza Write Enable = 1: adresa va selecta cuvantul din memorie care va fi modificat de Data In
- Intrarea de Ceas (CLK)
 - Intrarea CLK este efectiva numai in operatiile de scriere
 - Pe durata operatiilor de citire se comporta ca un bloc combinational:
 - Adresa valida implica Data Out valid dupa "timpul de acces"



Metodologia de sincronizare (clocking)

- Toate elementele de memorare sunt controlate pe acelasi front al ceasului
- Durata Ciclului: = $CLK \rightarrow Q$ + Intarzierea pe Calea cea mai Lunga + Timp Stabilire (Setup Time) + Alunecarea Ceasului (Clock Skew)
- $(CLK \rightarrow Q$ + Intarzierea pe Calea cea mai Scurta - Alunecarea Ceasului) > Timpul de Retinere (Hold Time)


Pasul 3.

- Cerintele Transferurilor intre Registre impun alcatuirea Unitatii de Executie
- Citirea Instructiunii
- Citirea Operanzilor si Executarea Instructiunii

3.A: Unitatea de Citire a Instructiunii

Operatiile RTL:



- Citeste instructiunea din $IM[PC]$ din Memoria de Instructiuni
- Actualizeaza Contorul Programului PC:
 - Cod Secvential: $PC \leftarrow PC + 4$
 - Ramificare sau Salt: $PC \leftarrow$ " adresa tinta"




3.B: Aduna/Scade

$R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Exemplu: $\text{addU } rd, rs, rt$

- Ra, Rb si Rw sunt furnizate de campurile rs, rt si rd ale instructiunii
- ALUctr si RegWr: logica de control dupa decodificarea instructiunii:





Sincronizarea Registru - Registru




3.C: Operatii logice cu operand Imediat

◦ $R[r_d] \leftarrow R[r_s] \text{ op ZeroExt}[imm_{16}]$





3.D: Operatii de Incarcare Load

◦ $R[rt] \leftarrow Mem[R[rs] + SignExt[imm16]]$ Example: `lw rt, rs, imm16`




3.E: Operatii de Stocare: Store

◦ $Mem[R[rs] + SignExt[imm16]] \leftarrow R[rt]$ Example: `sw rt, rs, imm16`




Unitatea de Executie care Opereaza intr-un Singur Ciclu de Ceas




Unitatea de Executie – O abordare abstracta

Registreele generale (fisiere) si memoria idealizata:

- Intrarea CLK este activa numai pe durata operatiei de scriere
- Pe durata operatiei de citire se comporta ca logica combinationala:
 - Adresa valida conduce la Iesire valida dupa “timpul de acces”




Pasul 4. Unitatea de Executie data: RTL => Comanda




Semnificatiile Semnalelor de Comanda

- Rs, Rt si lmed16 sunt cablate in Unitatea de Executie
- nPC_sel: 0 => $PC \leftarrow PC + 4$; 1 => $PC \leftarrow PC + 4 + \text{ExtSemn}(\text{lmed16}) \parallel 00$



Semnificatia Semnalelor de Comanda

- ExtOp: "zero", "sign"
- ALUsrc: 0 => regB; 1 => immed
- ALUctr: "add", "sub", "or"
- MemWr: write memory
- MemtoReg: 1 => Mem
- RegDst: 0 => "rt"; 1 => "rd"
- RegWr: write dest register



inst Register Transfer

ADD R[rd] ← R[rs] + R[rt]; PC ← PC + 4

ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"

SUB R[rd] ← R[rs] - R[rt]; PC ← PC + 4

ALUsrc = __, Extop = __, ALUctr = __, RegDst = __, RegWr(?), MemtoReg(?), MemWr(?), nPC_sel = __

ORI R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4

ALUsrc = __, Extop = __, ALUctr = __, RegDst = __, RegWr(?), MemtoReg(?), MemWr(?), nPC_sel = __

LOAD R[rt] ← MEM[R[rs] + sign_ext(Imm16)]; PC ← PC + 4

ALUsrc = __, Extop = __, ALUctr = __, RegDst = __, RegWr(?), MemtoReg(?), MemWr(?), nPC_sel = __

STORE MEM[R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4

ALUsrc = __, Extop = __, ALUctr = __, RegDst = __, RegWr(?), MemtoReg(?), MemWr(?), nPC_sel = __

BEQ if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00 else PC ← PC + 4

ALUsrc = __, Extop = __, ALUctr = __, RegDst = __, RegWr(?), MemtoReg(?), MemWr(?), nPC_sel = __

Semnalele de Comanda

Pasul 5. Logica pentru fiecare semnal de comanda.


- nPC_sel <= if (OP == BEQ) then EQUAL else 0
- ALUsrc <= if (OP == "000000") then "regB" else "immed"
- ALUctr <= if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"
- ExtOp <= _____
- MemWr <= _____
- MemtoReg <= _____
- RegWr: <= _____
- RegDst: <= _____

Logica pentru fiecare semnal de comanda


- nPC_sel <= if (OP == BEQ) then EQUAL else 0
- ALUsrc <= if (OP == "000000") then "regB" else "immed"
- ALUctr <= if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"
- ExtOp <= if (OP == ORi) then "zero" else "sign"
- MemWr <= (OP == Store)
- MemtoReg <= (OP == Load)
- RegWr: <= if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst: <= if ((OP == Load) || (OP == ORi)) then 0 else 1

Exemplu: Instructiunea Incarca/Load

Reprezentarea Abstracta a Implementarii



Structura logica in raport cu structura fizica




Structura MIPS se caracterizeaza prin urmatoarele elemente:

- Instructiunile au lungimea fixa
- Registrele surse sunt pozitionate in aceleasi campuri
- "Imediat" are aceeasi dimensiune si aceeasi pozitionare
- Operatiile vizeaza operanzi din registre sau campul imediat

Unitatea de Executie intr-un Singur Ciclu => CPI = 1, Durata Ciclului => mare

Proiectarea Unitatii de Comanda:

Pasul 5. Unitatea de Executie Data => Unitatea de Comanda



inst Register Transfer

ADD R[rd] ← R[rs] + R[rt]; PC ← PC + 4
 ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"

SUB R[rd] ← R[rs] - R[rt]; PC ← PC + 4
 ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"

Ori R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
 ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"

LOAD R[rt] ← MEM[R[rs] + sign_ext(Imm16)]; PC ← PC + 4
 ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"

STORE MEM[R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4
 ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"

BEQ if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00 else PC ← PC + 4
 nPC_sel = "Br", ALUctr = "sub"

Sumarul Semnalelor de Comanda


Tabela Semnalelor de Comanda (Sumar)

See Appendix A	func	10 0000	10 0010	We Don't Care :-)				
	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		add	sub	ori	lw	sw	beq	jump
RegDst		1	1	0	0	x	x	x
ALUSrc		0	0	1	1	1	0	x
MemtoReg		0	0	0	1	x	x	x
RegWrite		1	1	1	1	0	0	0
MemWrite		0	0	0	0	1	0	0
nPCsel		0	0	0	0	0	1	0
Jump		0	0	0	0	0	0	1
ExtOp		x	x	0	1	1	x	x
ALUctr<2:0>		Add	Subtract	Or	Add	Add	Subtract	xxx

	31	26	21	16	11	6	0	
R-type	op	rs	rt	rd	shamt	funct		add, sub
I-type	op	rs	rt	immediate				ori, lw, sw, beq
J-type	op	target address						jump

Conceptul Decodificarii Locale

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx




Codificarea Operatiilor UALop - ALUop

Implementarea Setului complet de Instructiuni MIPS, necesita ca UALop sa aibe 3 biti pentru a reprezenta:


- (1) Instructiunile de "tip R"
- Instructiunile de "tip I", care asigura ca UAL sa execute:
 - (2) SAU - Or,
 - (3) Add,
 - (4) Sub si
 - (5) And (Exemplul andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

Decodificarea Campului “func”



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
111	Set-on-less-than

Tabela de adevar pentru ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
“R-type”	“R-type”	Or	Add	Add	Subtract
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

func<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

Ecuatiile Logice pentru ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

← This makes func<3> a don't care

$$\circ \text{ALUctr}<2> = \text{!ALUop}<2> \& \text{ALUop}<0> + \text{ALUop}<2> \& \text{!func}<2> \& \text{func}<1> \& \text{!func}<0>$$

Ecuatiile Logice pentru ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\circ \text{ALUctr}<1> = \text{!ALUop}<2> \& \text{!ALUop}<1> + \text{ALUop}<2> \& \text{!func}<2> \& \text{!func}<0>$$

Ecuatiile Logice pentru ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\circ \text{ALUctr}<0> = \text{!ALUop}<2> \& \text{ALUop}<1> + \text{ALUop}<2> \& \text{!func}<3> \& \text{func}<2> \& \text{!func}<1> \& \text{func}<0> + \text{ALUop}<2> \& \text{func}<3> \& \text{!func}<2> \& \text{func}<1> \& \text{!func}<0>$$

Blocul de comanda pentru UAL



- $ALUctr<2> = !ALUop<2> \& ALUop<0> +$
 $ALUop<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUop<2> \& !ALUop<1> +$
 $ALUop<2> \& !func<2> \& !func<0>$
- $ALUctr<0> = !ALUop<2> \& ALUop<1>$
 $+ ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$
 $+ ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$


Pasul 5 : Logica pentru fiecare semnal de comanda

- $nPC_sel \leq \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- $ALUsrc \leq \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- $ALUctr \leq \text{if } (OP == \text{"Rtype"}) \text{ then } funct$
 $\text{elseif } (OP == \text{"ORi"}) \text{ then "OR"}$
 $\text{elseif } (OP == \text{"BEQ"}) \text{ then "sub"}$
 else "add"
- $ExtOp \leq \underline{\hspace{2cm}}$
- $MemWr \leq \underline{\hspace{2cm}}$
- $MemtoReg \leq \underline{\hspace{2cm}}$
- $RegWr: \leq \underline{\hspace{2cm}}$
- $RegDst: \leq \underline{\hspace{2cm}}$

Pasul 5. Logica pentru fiecare semnal de comanda

- $nPC_sel \leftarrow \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- $ALUSrc \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- $ALUctr \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then } funct$
 $\text{elseif } (OP == ORI) \text{ then "OR"}$
 $\text{elseif } (OP == BEQ) \text{ then "sub"}$
 else "add"
- $ExtOp \leftarrow \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
- $MemWr \leftarrow (OP == Store)$
- $MemtoReg \leftarrow (OP == Load)$
- $RegWr: \leftarrow \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ then } 0 \text{ else } 1$
- $RegDst: \leftarrow \text{if } ((OP == Load) \parallel (OP == ORI)) \text{ then } 0 \text{ else } 1$

Logica pentru Comanda Principala



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	x
ALUop <1>	0	1	0	0	0	x
ALUop <0>	0	0	0	0	1	x

Tabela de Adevar pentru RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

° RegWrite = R-type + ori + lw


= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)

+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)


+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




Implementarea PLA a Comenzii principale



Procesorul care opereaza intr-un singur ciclu de ceas - Ansamblu



Cazul cel mai defavorabil pentru sincronizare Incarca - Load



Neajunsurile principale ale procesorului care opereaza intr-un singur ciclu de ceas

Ciclul mare de lucru:

- Ciclul de lucru trebuie sa fie suficient de mare pentru instructiunea:

Incarca – Load:

$CP_{ceas} \rightarrow Q +$

Timpul de Acces la Memoria de Instructiuni +

Timpul de Acces la Registrele Generale (Fisierul de Registre R) +

Intarzierea in UAL (Calculul Adresei) +

Timpul de Acces la Memoria de date +

Timpul de Stabilire pentru Registrele Generale +

Alunecarea Ceasului.

- Durata ciclului pentru instructiunea Incarca – Load este mult mai mare decat cea necesara pentru alte instructiuni